Graphene is a two-dimensional material comprising carbon atoms closely packed in a honeycomb crystal structure[@b1]. Local layer thickness, substrate and environmental doping influence the material\'s nanoscale electronic properties. Due to the two-dimensional nature of graphene scanning probes can easily access its electronic states[@b2][@b3]; on the other hand the properties of the material are easily affected by the surrounding environment.

Electrical gating of graphene devices is a powerful technique providing an additional degree of freedom in manipulation of the carriers and allowing for a precise control of electronic nanodevices. For example, the carrier density and even type of carriers in exfoliated graphene have been extensively controlled from p- to n-type using semiconducting substrates with an insulating top layer, i.e. Si/SiO~2~, allowing for back-gating[@b1][@b4][@b5][@b6]. Top-gates can also be used to achieve the same result[@b7][@b8][@b9]. However, they typically require deposition of a dielectric, such as HfO~2~, on top of the graphene, which makes fabrication process more complicated, can degrade the carrier mobility[@b10] and also makes the surface of graphene inaccessible for sensing applications. In systems such as epitaxial graphene on semi-insulating SiC, side-gates could provide a valuable alternative as they allow for the doping control, while retaining accessibility to the graphene surface. For example, Chen *et al.* demonstrated that the doping can be modulated with side-gated sub-micron scale devices fabricated out of single layer exfoliated graphene deposited on highly doped Si substrate[@b11].

Epitaxially grown graphene on SiC has shown great promise for commercialisation due to wafer-scale production[@b9]. However, back-gating has proved difficult due to the semi-insulating nature of the substrate[@b12]. Research into nanometre scale side-gated devices fabricated out of epitaxial graphene on Si-face of 4*H*-SiC has shown a high transconductance[@b13], whereas field-effect transistors fabricated from multilayer graphene grown on C-face of SiC have a relatively low conductance[@b7]. These results show that side-gates can potentially provide an effective way of controlling the electronic properties of graphene[@b14].

Recently, the edges of graphene nanoribbons (GNR) have attracted much interest due to their strong influence on electronic and magnetic properties. The direct proof of the distinctive edge states in GNR and graphene quantum dots characterised by altered electronic properties was obtained by scanning tunnelling microscopy and scanning tunnelling spectroscopy techniques for different types of graphene[@b15][@b16][@b17][@b18]. At the same time, the influence of edges on electronic properties of 'bulk' graphene (including submicron graphene channels in lithographically defined devices) has received relatively little attention. For example, indirect proof of the edge states characterised by high density of defects and increased doping level was demonstrated by Raman microscopy[@b19]. Additional Raman microscopy studies demonstrated predominant p-doping in a graphene antidot lattice, which was attributed to the effect of edge states[@b20]. Another indirect example was presented by Chae *et al*., where a strong enhancement of the edge conduction was explained in terms of confined charge inversion at the edge of an exfoliated graphene sheet[@b21]. Finally, the most direct proof of charge inversion at the channel edges of exfoliated graphene in vicinity of the Dirac point was demonstrated by scanning photocurrent microscopy[@b22]. Understanding the edge states is essential for measurements in the quantum Hall regime[@b23], edge photocurrents[@b24] and GNR devices[@b25], where the electronic properties are dominated by edge effects. In addition, it has been proposed that defective edges can also be used for Li storage applications[@b26].

The electronic properties of graphene devices are typically studied using transport measurements, which require samples to be lithographically patterned and electrically contacted to form a Hall bar device. Transport measurements only shed light on the bulk electronic properties of the device and does not allow for direct studies of the edge effects. On the other hand, functional electrostatic force microscopy techniques provide local information about surface potential (*V~CPD~*), work function (Φ), carrier density (*n*), resistance (*R*), and carrier mobility (*μ*) on the nanoscale[@b27][@b28][@b29][@b30].

In this work, we use a combination of standard transport measurements with scanning probe microscopy (SPM) modes, such as Kelvin probe force microscopy (KPFM)[@b31][@b32][@b33][@b34] and electrostatic force spectroscopy (EFS)[@b35], to study inversion of the carrier type in side-gated micron-scale epitaxial graphene devices. We show that while bulk of the epitaxial graphene is electron doped (*n~e~* \~ 2.95 × 10^12^ cm^−2^), the lithographically defined edges exhibit intrinsic hole conduction (*n~h~* \~ 7.33 × 10^11^ cm^−2^) within the width of \~60 nm, in the absence of side-gating (*V~g~* = 0). The carrier inversion effect at the edges is the most pronounced immediately after the contact-mode atomic force microscopy (AFM) cleaning process, i.e. when the carrier distribution is affected primarily by the substrate doping. Furthermore, we demonstrate that the electronic properties at the edges can be precisely tuned from hole to electron conduction by using electrical side-gates. These results are also supported by electrostatic simulations of the graphene device in the presence of side-gates with variable voltage.

Results
=======

Morphology and surface potential mapping of graphene nanodevices
----------------------------------------------------------------

Topography height image of device \#1, obtained using tapping mode AFM 30 minutes after the cleaning process, shows that the sample is essentially clean from resist residues ([Figure 1a, c](#f1){ref-type="fig"}). However, topography height image, acquired 225 minutes after the cleaning process, shows small protrusions (\~0.2 nm height) at the edges of the graphene ([Figure 1a, c](#f1){ref-type="fig"}). These protrusions are likely to be attributed to adsorbent molecules from the ambient air (temperature = 22°C, \~40% relative humidity), that are attracted to chemically active defective states at the graphene edge. These adsorbates can be radical groups containing hydrocarbons, nitrogen and/or oxygen[@b36] and, therefore, providing soft gating to graphene at the edges. Furthermore, the effect from the adsorbates can be reversed by vacuum treatment and/or by heating. Overall, the topography is strongly dominated by wave-like steps associated with terrace edges (\~0.25--1 nm height) in the SiC substrate ([Figure 1a](#f1){ref-type="fig"}).

The *V~CPD~* map of the grounded device, obtained using frequency-modulated (FM)-KPFM, reveals predominantly single-layer graphene (1LG) with a few small patches of bi-layer graphene (2LG) ([Figure 1b](#f1){ref-type="fig"}). The differences in the absolute values of the *V~CPD~* are the result of differences in the work functions of the probe, 1LG, 2LG and SiC. The *V~CPD~* line profiles, obtained 30 and 225 minutes after the cleaning process, reveal a contrast of \~220 and \~520 mV, respectively, between the graphene channel and etched SiC ([Figure 1c](#f1){ref-type="fig"}). The graphene-SiC edge was determined from the topography line profiles ([Figure 1c](#f1){ref-type="fig"}) by using the edge spread function, as defined in the Standard on Lateral Resolution (ISO/TR 19319:2013. Surface chemical analysis \-- Fundamental approaches to determination of lateral resolution and sharpness in beam-based methods.), by taking the half-distance between two points of well-defined relative intensity (12 and 88%). The *V~CPD~* value indicates that initially the electrical properties of graphene up to \~125 nm from the edge are inherently different from bulk ([Figure 1c and 1d](#f1){ref-type="fig"}), presumably due to crystalline defects. However, a few hours after the cleaning process, the affected region decreases to \~60 nm ([Figure 1c and 1d](#f1){ref-type="fig"}), due to appearance of edge protrusions observed during AFM imaging ([Figure 1a and 1c](#f1){ref-type="fig"}) and respective environmental doping.

Nanoscale visualisation of the side-gating effect
-------------------------------------------------

The effect of the side-gates was investigated on device \#1 by measuring the *V~CPD~* between the probe and gate-SiC-channel-SiC-gate, at *V~g~* = 0, ±1 and ±2 V with FM-KPFM ([Supplementary Information, Figure S1a](#s1){ref-type="supplementary-material"}). The vertical dashed lines indicate the graphene-SiC boundaries for the channel and gates. The results show a negligible change in the *V~CPD~* across the central part of the channel, however, the close look at the edges shows a clear dependence on *V~g~* ([Figure 2a](#f2){ref-type="fig"}). To differentiate the effect of the side-gates from the inherent changes in the work function at the edge of the channel, the *V~CPD~* was normalised using the grounded line profile, Δ*V~CPD~* = *V~CPD~*(*V~g~*) -- *V~CPD~*(0) ([Supplementary Information, Figure S1b](#s1){ref-type="supplementary-material"}). In the case of *V~g~* = +2 V, Δ*V~CPD~* increases by \~80 mV at the lithographically defined edges of channel, whereas for *V~g~* = −2 V, Δ*V~CPD~* decreases by \~270 mV ([Figure 2b](#f2){ref-type="fig"}). These results indicate that negative side-gate voltages are over 3 times more effective in changing the *V~CPD~* at the edges of the channel.

Nanoscale quantification of the side-gating effect
--------------------------------------------------

Using EFS with a calibrated Pt-Ir probe, the work functions of 1LG at the centre (Φ*~C~*) and \~30 nm from the edge (Φ*~E~*) at *V~g~* = 0 were determined to be Φ*~C~* = 4.17 ± 0.06 eV and Φ*~E~* = 4.47 ± 0.08 eV, respectively ([Figure 3a](#f3){ref-type="fig"}). Φ*~C~* is somewhat lower than previously published values, *i.e*. 4.4--4.6 eV for n-type 1LG on 4*H*-SiC[@b30][@b37], which could be attributed to differences in the substrate and graphene growth parameters leading to a higher carrier concentration. This results in ΔΦ*~C-E~* = 300 meV, indicating that the carrier density at the edges of the channel is significantly different to the bulk. To determine the carrier density at the edge of the channel:First, we define the position of the Dirac point as *E~D~* = Φ*~C~* + *E~F~* = 4.37 ± 0.06 eV ([Figure 3b](#f3){ref-type="fig"}), using the work function at the centre (Φ*~C~* = 4.17 eV) and Fermi energy obtained from bulk transport measurement (*E~F~* = 200 meV).Second, we define the Fermi energy at the edge as *E~F~* = *E~D~* -- Φ*~E~* = −100 meV ([Figure 3b](#f3){ref-type="fig"}) using *E~D~* and work function at the edge (Φ*~E~* = 4.47 eV). In this case, the negative sign of *E~F~* indicates p-type conduction at the edge.Finally, the inherent carrier density at the edge (at *V~g~* = 0) was calculated as *n~h~* = 7.33 × 10^11^ cm^−2^ using the Fermi energy at the edge (*E~F~* = −100 meV) and .

While n-type conduction dominates the central region of the device, the transition to p-type conduction at the edge has also been previously revealed using scanning gate microscopy[@b21] and illumination with circularly polarised terahertz radiation[@b24]. Inversion of the carrier type at the edge is attributed to the defective crystalline structure and adsorbed molecules attached to the dangling bonds and acting as local dopants.

The effectiveness of the side-gates was accurately quantified by performing a series of EFS measurements at the centre and \~30 nm from the edge of the channel on device \#2 ([Figure 3a](#f3){ref-type="fig"} inset), using the same calibrated Pt-Ir probe. The 280-nm channel-gate spacing results in electric field strength averaged over the channel edge of *E* \~ 160 kVcm^−1^ at *V~g~* = ±2V, see [Supplementary Information 2.1](#s1){ref-type="supplementary-material"}). Over 400 EFS measurements were performed at each point by sweeping the applied gate voltage from *V~g~* = −2 to +2 V in increments of 100 mV, giving an average of 10 measurements at each *V~g~*. The raw EFS data was processed to extract the *V~CPD~* and, thus, the work function at each *V~g~* ([Figure 3c](#f3){ref-type="fig"}). At the centre of the channel (black squares) the overall *V~g~*-induced change in the work function was ±90 meV. On the other hand, at the edge (red circles) the work function was significantly modified and values of ΔΦ*~E~* = Φ*~E~*(*V~g~*) − Φ*~E~*(0) \~345 ± 75 meV and ΔΦ*~E~* \~ 167 ± 110 meV were measured at *V~g~* = −2 and +2 V, respectively, showing a total change of \~512 meV. [Figure 3d](#f3){ref-type="fig"} shows the carrier density at the centre (black squares) and edge (red circles) of the channel, which was determined by calculating *E~F~* from the work function measurements ([Figure 3c](#f3){ref-type="fig"}) and the previously calculated value of *E~D~* = 4.37 eV using ±*E~F~* = *E~D~* − Φ*~E,C~*, where +/− indicates n-/p-type, respectively. [Figure 3d](#f3){ref-type="fig"} shows that *n~e~* at the centre of the channel is largely unaffected by *V~g~*, remaining n-type. However, the p-type conduction observed at the edge exhibits a strong dependence on *V~g~*, e.g. *n~h~* \~ 1.8 × 10^13^ cm^−2^ at *V~g~* = −2 V, whereas the Dirac point was reached with the application of *V~g~* \~ +1 V. Moreover, conductivity of the edges can be switched to n-type with *n~e~* \~ 1.3 × 10^12^ cm^−2^ by applying *V~g~* = +2 V. One might also consider the probe to induce an additional gating effect. However, the measurement is performed when the probe-sample potential difference is zero, thus eliminating any probe-sample capacitive coupling. The carrier doping effects due to side-gates were also theoretically investigated by deducing the spatial variation of the induced surface carrier density and modification of the edge work function from electrostatic field simulations, performed with a 3D boundary element based code that includes the presence of SiC substrate under the graphene sheet ([Supplementary Information, Figures S3, S4 and S5](#s1){ref-type="supplementary-material"}). It was demonstrated that the electrical gating considerably affects carrier concentration up to a distance of some tens of nanometres from the interface with SiC and the induced charge varies linearly with *V~g~*.

If we consider the case of *V~g~* \> 0, electrons are attracted towards the edge of the channel ([Figure 3d](#f3){ref-type="fig"} inset). By definition, the work function is the minimum energy required to remove an electron from the Fermi energy into vacuum; thus, a reduction in the work function at *V~g~* \> 0 is due to an increase in the electron concentration at the edge. The opposite scenario occurs when *V~g~* \< 0.

Effect of side-gating on bulk electronic properties
---------------------------------------------------

The effect of the side-gating on the *bulk* transport properties of devices \#2, \#3 and \#4 was investigated by measuring the carrier density, *n~e~*, and the 4-point resistance variation, Δ*R~4~* = *R~4~*(*V~g~*) − *R~4~*(0), ([Figures 4a and 4b](#f4){ref-type="fig"}, respectively). The base carrier density (*n~e~* \~ 2.95 × 10^12^ cm^−2^) remained completely unaffected by the side-gates at these relatively moderate electric fields, as the measurements were conducted in the Hall cross geometry, where the Hall voltage is significantly less influenced by *V~g~* due to the geometry of the experiment. Resistance measurements were performed along the channel surrounded by the gates. In this case sweeping *V~g~* from −5 to +5 V led to a measurable change in the channel resistance by a total of up to ±15 Ω on top of *R~4~* = 8.9 kΩ for device \#2, which corresponds to a total change in resistance Δ*R~4~* \~ 0.33%. Resistance measurements conducted on devices \#3 and \#4 with narrower channels and the same width of etched SiC trenches showed that Δ*R~4~* is inversely proportional to the channel width with a maximal value of Δ*R~4~* \~ 1% at *w* = 450 nm ([Figure 4b](#f4){ref-type="fig"} inset). These measurements show that side-gating is more effective for narrower devices. Thus, transport measurements imply that, although the bulk of the material is relatively unaffected by the side-gates, the edges accounting for a significant portion of the total channel width, play a significant role in smaller devices. The variation of the device resistance with gate voltage was also theoretically investigated by means of a two-fluid based transport model of the graphene sheet, under the assumptions of diffusive transport regime and stationary conditions ([Supplementary Information, Figure S7](#s1){ref-type="supplementary-material"}). In particular, side-gate effects were included via a spatially dependent carrier density, which is a function of gate voltage.

Gate-channel leakage current
----------------------------

Further, we study whether the current leaking through the SiC substrate could affect the electronic properties of graphene, as, for instance, the case in Ref. [@b7]. [Figure 5](#f5){ref-type="fig"} shows the dependence of the normalised leakage current, Δ*I* = *I*(*V~g~*) − *I*(0), on *V~g~*. The normalisation against *I*(*V~g~* = 0) is essential for each *I*(*V~g~*) measurement for precise determination of the low current due to charging of the insulating substrate, which leads to hysteretic behaviour in the leakage current. Using this method, we are able to determine that the resistance between the channel and the gates is \~1.9 TΩ and linear in the range +/− 5 V. Thus, in the side-gate experiments, the maximum current leaking from the gate to the channel is \~2 pA at *V~g~* = ±5 V, which is one part in a million of the *I~bias~* used for the transport measurements. Thus, we can conclude that the side-gate effects observed in this work are the result of the electric field only and not caused by the leakage current.

Summary
-------

In summary, we performed local work function and bulk transport studies to evaluate the edge states in graphene devices caused by geometric boundaries. We demonstrate the direct observation of edge carriers\' inversion in epitaxial graphene even in the absence of a back gate, i.e. significantly far from the Dirac point and at relatively high carrier concentration. We showed that, while the bulk of the material is n-doped, the edges of graphene devices are inherently p-doped. One of the possible reasons is the plasma etching process used to define the device, which might introduce defects both in the graphene and in the underlying interfacial layer, affecting the electronic properties of the graphene edges. The carrier inversion effect at the edges is the most pronounced immediately after the cleaning process. We also showed that over the course of a few hours after the cleaning, protrusions appear at the lithographically defined edges. These are likely to be adsorbates attracted by the chemically active defective states, thus providing additional soft gating to graphene at the edges.

We further studied the effect of the electrical gating in the side-gate geometry on the surface potential in graphene devices, together with electrostatic modelling, showing that the electronic properties can be influenced up to tens of nanometres from the device edge (in the given geometry and state of the device and field strength). No modification of the work function was observed at the centre, however a clear change of ΔΦ*~E~* \~ 512 meV was measured at the edge of the channel at *V~g~* = ±2 V. In this case, the near-edge region could be precisely tuned from hole to electron conduction with *n~h~* \~ 1.8 × 10^13^ cm^−2^ to *n~e~* \~ 1.3 × 10^12^ cm^−2^, respectively. Controlled transport measurements revealed that the side-gate voltage is only responsible for a very small change in the total resistance (\~1%) of a 450 nm-wide channel. However, the edge effects are certain to play an increasing role in smaller devices, paving the way for nanoscale electrically controlled epitaxial graphene devices.

Thus, local electrical measurements allow for linking of electrical properties to the device geometry and defective states and can be used to understand the characteristics of the whole device as defined through bulk transport measurements. Understanding the edge effects in graphene is essential for quantum Hall regime applications, edge photocurrents and graphene nanoribbons devices.

Methods
=======

Device fabrication
------------------

Nominally monolayer epitaxial graphene was prepared by sublimation of SiC and subsequent graphene formation on the Si-terminated face of semi-insulating on-axis 4*H*-SiC(0001) substrate at 2000°C and 1 bar argon gas pressure. Details of the growth and structural characterisation are reported elsewhere[@b38].

The double-cross Hall devices were fabricated from epitaxial graphene by three steps of e-beam lithography (EBL), oxygen plasma etching and evaporation of Cr/Au (5/100 nm) electrodes for contacting[@b39][@b40]. The resulting material is n-doped, owing to charge transfer from the interfacial layer[@b39][@b41]. The bulk electron concentration in ambient conditions was determined by sweeping the out-of-plane magnetic field up to *B* = 0.5 T and measuring the Hall voltage (*V~H~*) at applied bias current (*I~bias~*)[@b39][@b42], . The carrier mobility was defined as , where *e* is the electronic charge, *V~xx~* is the longitudinal voltage measured from crosses 1 and 2, *L* is the distance between the centres of the two crosses and *W* is the width of the channel. The mean free path, nm, and the Fermi energy, , were also calculated.

Four different devices of similar layout were measured. Device \#1 consists of two symmetric crosses with *w* = 910 nm-width channel, surrounded by a trench with the width *d* = 480 nm etched down into the SiC substrate ([Figure 1a](#f1){ref-type="fig"}). Devices \#2, \#3 and \#4 consist of *w* = 970, 680 and 450 nm-wide channels, respectively, with *d* = 280 nm ([Table 1](#t1){ref-type="table"}). The isolated areas of graphene next to the channel were used as side-gates. Relatively moderate electric fields (up to an average value over the channel edge of *E* \~ 400 kVcm^−1^ at *V~g~* = ±5 V) were used, being generally limited by the 3.23 eV bandgap of 4*H*-SiC[@b43].

Theoretical models
------------------

The electric field and the carrier doping effects induced by side-gates are computed by means of a 3D boundary element code. The consequent variation of the device resistance is investigated by means of classical transport modelling. The models are described in the [Supplementary Information Section 2](#s1){ref-type="supplementary-material"}.

Sample cleaning
---------------

It is well known that the EBL process tends to leave 1--2 nm thick resist residues on graphene devices[@b30][@b44]. This thin residue film is notoriously resistive to chemical cleaning and has been known to alter the carrier concentration of graphene. In the case of exposing the residues to large doses of deep UV or electron beam irradiation, the doping can be varied from n-type to p-type[@b30][@b45]. The residues can also attach to SPM probes, changing both their shape and work function. To avoid this contamination and study the properties of pristine graphene, contact-mode AFM was performed on a Bruker Icon SPM, using soft cantilevers (Bruker) with a set point of \~40 nN. The residues were mechanically scraped to the sides of the area of interest by scanning it several times until the desired cleanliness was achieved[@b44]. This procedure does not damage the graphene in anyway, as confirmed by transport measurements described in Ref. [@b30].

SPM measurement
---------------

The effect of the side-gates on electronic properties on the nanometre scale was investigated using SCM-PIT Pt-Ir coated probes (Bruker) with a probe radius of \~20 nm and a force constant of \~0.8 Nm^−1^. *V~CPD~* map was obtained simultaneously with topography using FM-KPFM. FM-KPFM (EFS) operates on the electrostatic force gradient via frequency (phase) shift[@b30], which is most sensitive at the probe apex, resulting in spatial resolution of \~20 nm ([Supplementary Information, Figure S8](#s1){ref-type="supplementary-material"})[@b46]. For the comprehensive review of the experimental methods applied to graphene samples and devices similar to those described here, see Refs. [@b30] and [@b44]. The changes to the electrical properties were further quantitatively studied using a point spectroscopy technique (EFS)[@b30][@b35]. Ten sets of EFS measurements were performed at each *V~g~* and each of the two well-defined points, *i.e.* at the centre and \~30 nm away from the edge of the channel of device \#2 ([Figure 3a](#f3){ref-type="fig"} inset), by sweeping *V~probe~* and measuring the phase change of the cantilever ([Figure 3a](#f3){ref-type="fig"}). The resulting data has a parabolic response due to the electrostatic attractive/repulsive probe-sample interactions. When *V~CPD~* = *V~probe~*, the probe experiences no electrostatic forces, i.e. *dφ*/*dV~probe~* = 0. The raw data was post-processed to accurately fit each parabola and extract the value of *V~probe~* at the inflection point, effectively providing a measurement of *V~CPD~*. While scanning techniques such as FM-KPFM also provides a measure of the *V~CPD~*, a significant issue arises when measurements are conducted on contaminated samples, which can result in the work function of the probe (Φ*~probe~*) changing due to pickup of foreign material and wear of the coating layer. However, changes to Φ*~probe~* are largely reduced by implementing the spectroscopy technique, where the precisely calibrated Φ*~probe~* does not change throughout the measurement as no scanning is involved. The work function of the Pt-Ir probe (Φ*~probe~* \~ 5.29 eV) was initially calibrated against the gold leads using the approximation: Φ*~probe~* \~ Φ*~Au~* *+* *eV~CPD~*[@b30][@b33], where Φ*~Au~* = 4.82 eV as obtained from ultraviolet photoelectron spectroscopy (UPS) measurements[@b44]. Although Φ*~Au~* was determined in ultra-high vacuum with UPS measurements, we show that Φ*~Au~* increases by \<1% when transferred from high-vacuum to ambient humidity \~40% ([Supplementary Information, Section 4](#s1){ref-type="supplementary-material"} and [Figure S9](#s1){ref-type="supplementary-material"}), making it ideal for calibrating Φ*~probe~*.
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![Topography and surface potential maps of epitaxial graphene device.\
(a) Topography and (b) *V~CPD~* maps of device \#1 taken 30 and 225 minutes after the contact-mode AFM cleaning process. White scale bars in (a) and (b) are 1 μm. (c) Topography and *V~CPD~* line profiles across the black and red dashed lines indicated in (a) and (b), respectively. On the topography profile taken 225 minutes after the cleaning process, small protrusions appear at the graphene edges, which are associated with preferential decoration by adsorbent molecules. Blue vertical dashed lines in (c) indicate geometrical edges of the graphene. The surface potential measurements were obtained with all electrical contacts grounded, i.e. *V~g~* = 0. (d) Time dependence of the edge region width (Δx).](srep05881-f1){#f1}

![Visualisation of the edge effects.\
(a) *V~CPD~* and (b) Δ*V~CPD~* = *V~CPD~(V~g~) − V~CPD~* (0) line profiles at the edge of the graphene channel. The vertical dashed lines mark out the graphene-SiC edge. The line profile at *V~g~* = 0 in (a) shows that electronic properties up to \~60 nm from the edge of the channel are inherently different compared to bulk. The normalised line profiles in (b) take into account the inherent changes in the work function of the device, thereby only showing Δ*V~CPD~* as a result of the side-gates. Solid lines are a guide for the eye only.](srep05881-f2){#f2}

![Quantification of the edge effects.\
(a) EFS measurements performed on device \#2 at the centre and \~30 nm away from the edge of the graphene channel as indicated by the respective schematics. Solid lines show the averaged values of the phase change. (b) Schematics of the band diagram for 1LG showing the Fermi energy and work function at the centre and edge of graphene channel at *V~g~* = 0. Dependence of the (c) work function and (d) carrier density on the side-gate voltage at the centre (black squares) and \~30 nm away from the edge (red circles) of the channel. The work function was measured with EFS for a grounded channel, while sweeping *V~g~*. The inset in (c) shows a schematic of the band diagram for 1LG at the edge of the channel at different *V~g~*. The inset in (d) shows a schematic of the charge distribution at the centre and edge of the channel. The dashed lines in (c) are a guide for the eye only and the shaded areas represent the error bars.](srep05881-f3){#f3}

![Side-gating effect on the bulk transport properties.\
Bulk transport measurements showing dependence of (a) carrier density and (b) change in the 4-terminal resistance, Δ*R~4~* = *R~4~*(*V~g~*) − *R~4~*(0), on the side-gate voltage in device \#2. Top inset in (b) shows the total Δ*R~4~* at *E* \~ ±400 kVcm^−1^ for devices \#2, \#3 and \#4, where the dashed line is a guide for the eye only. Measurement schematics for *n* and *R~4~* are shown in insets (a) and (b), respectively.](srep05881-f4){#f4}

![Leakage current.\
Bulk transport measurements showing dependence of the normalised leakage current on the gate voltage, Δ*I* = *I*(*V~g~*) − *I*(0), in device \#2. The Ohmic fit (solid line) reveals the gate-channel resistance of \~1.9 TΩ. Inset shows the schematics of the measurement, which was performed between the channel and the side-gate.](srep05881-f5){#f5}

###### Geometrical parameters of the devices

  device    channel width (nm)   gate-spacing (nm)
  -------- -------------------- -------------------
  \#1              910                  480
  \#2              970                  280
  \#3              680                  280
  \#4              450                  280
